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INTRODUCTION
Silicon carbide (SiC) devices are the most popular wideband-gap devices in recent years [1] - [6] . Lower loss is generally regarded as one of the most significant advantages of SiC semiconductor devices. Another advantage of SiC semiconductor is that it can perform well at higher temperature than Si devices.
Besides the development of SiC devices, the package techniques for the SiC device modules are also very important for SiC devices application in motor drives. Most of the recently developed SiC power modules are with single device as switches, and the current rating is limited [1] - [3] . What is more, the gate driver's influence on switching waveform is seldom discussed. This paper studied the performance with a three-phase SiC power module with paralleled SiC JFET and SiC Schottky Barrier diode (SBD) with experiments. Fig .1(a) shows that four dies of SiC JFET and four dies of SiC SBD are paralleled and attached to the substrate with erected pins. Fig .1(b) shows the module of the phaseleg; the positive and negative buses and the mid-point of the phase-leg is connected to the bus-bar with wire-bonds. Based on the rating of the dies, the phase-leg module can work with 60 A current and 1200V DC voltage.
When mounting three phase-legs substrates together on a baseplate with SAC solder and assembling the housing and busbars on top of the baseplate, a three-phase SiC power module is formed in Fig. 2(a) , the DC and AC busbars are connected to the substrates by wire-bonds. After encapsulation and housing, the final module is shown in Fig.2(b) . The precise measurement of SiC devices is discussed in [5] , this paper is based on the similar principle to study the performance of the designed power module. Part II studies the conduction performance of the switch in the power module. Part III studies the switching performance of the power module. The discussion of gate driver is introduced in Part IV and the power losses estimation is studied in Part V. Then the conclusions are made in Part VI.
II. CONDUCTION PERFORMANCE EVALUATION
For the conduction loss estimation, the conduction performance of the switch in the power module is measured by a curve-tracer with high current mode. For diode (SBD) measurement, the JFET channel is blocked by negative gate voltage, results are shown in Fig. 3 . From With the derived R d , V on and R ch , the equivalent conduction model of the switch in the SiC power module is shown in Fig. 6 . When current flows from drain-tosource direction, only R ch conducts the current, when current flows through the source-to-drain direction, the current will flow in two conditions, and when current is smaller than the threshold value, only channel conducts, when the current exceeds the threshold, both channel and the diode conduct current. The conduction loss in the switch is shown in Table. 
III. SWITCHING PERFORMANCE EVALUATION
The switching performance of the power module phaseleg is tested by double-pulse-test (DPT) with similar design in [5] and [8] . The circuit diagram is shown in Fig.  7 and the real testbed is shown in Fig. 8 . The switch drainto-source voltage Vds, gate-to-source voltage Vgs, and the conducting current Ids are measured by a BNC terminal, a PTA port and a shunt resistor, shown in Fig. 7 . The shunt resistor is a low-parasitic 0.1 resistor, its voltage can represent the device current. Pulses are sent to the bottom switch with the gate drive shown in Fig. 7 . The gate drive includes an R-C-D network to impede the break-down for the JFET gate [6] . The turn-on resistor is R g1 //R g2 , and the turn-off reistance is R g1 . In the basic test the turn-on resistance is 4 and turn-off resistance is 10 . The typical DPT waveform with large scale is shown in Fig. 9 . With the first Vgs pulse the load inductor current increases linearly to the required value, and with the second short pulse the turn-on and turn-off waveform of Vgs, Ids and Vds could be achieved, shown in Fig. 10 . With the high temperature setup shown in Fig.8 , the power module can be heated by the hot-plate and the temperature can be monitored by thermalcouples. Fig. 11 and Fig. 12 show the comparison of the switching waveform at 25 0 C and 150 0 C. In Fig. 11 , at higher temperature the commutation time is less than at low temperature, which means faster turn-on at high temperature. Because of the low reverse recovery characteristics of the SiC SBD, the current overshoot in turn-on waveform is small and influence little on turn-on losses at both temperatures. Fig. 12 shows the turn-off waveform at 25 0 C and 150 0 C, the turn-off speed is faster at higher temperature with less turn-off losses. 
IV. DISCUSSION ON GATE DRIVER
In order to push the SiC power module to switch fast enough, proper gate driver should be designed. However, the switching speed cannot be too fast because of the consideration of gate driver cross-talking.
The issue of the false current peak after turn-off is shown in Fig. 13 . With 5 turn-off resistor, when the switch is turning off, the gate voltage has an error peak and brings the switch current Ids has a false current peak. In order to determine what is the main reason of the false peak, experiments results are shown in Fig. 15-Fig. 18. Fig.  15 shows the turn-off waveform in the case without CM choke in the gate power supply and Fig. 16 shows the one with CM choke in the gate power supply. The gate CM current in Fig. 15 is obviously bigger than in Fig. 16 . However, the Vgs and Ids do not improve much in Fig. 16 , showing that CM noise is not the main reason for the false peak. Fig. 17 and Fig. 18 show the turn-off waveform with the turn-off gate resistance to be 5 and 10 , which means the turn-off speed is reduced in Fig.18 . The DM current in Fig. 17 is oscillating obviously worse than in Fig.  18 . In the case with 10 the Vgs and Ids are obviously improved. This comparison shows that the main path for the noise in the gate drive is in the DM path, and the direct solution is reducing the turn-off speed. CONVERTER LOSS ESTIMATION With the switching data in different conditions, the switching loss could be calculated for the whole phase-leg based on the waveforms. In the phase-leg, V dc and I load are constant in the switching period, based on the turn-on and turn-off waveforms in the bottom switch, the waveform in the top switch could be derived and the total phase-leg switching loss can be derived by integral of Vds×Ids.
Based on the switching loss with different current and 650V DC link voltage, the switching loss in the phase-leg can be linearized, shown in Fig.19 . Because the switching time will reduce when temperature rises, the switching loss at 150 0 C is less than 25 0 C in most areas.
With the derived conduction loss in Table. 1 and switching loss in Fig. 19 , the total converter loss could be estimated. For a 30 kW three-phase back-to-back converter with 650V DC-link voltage and 60A peak phase-current and 40kHz switching frequency, the total converter losses are estimated in Fig. 20 . At 25 0 C the total loss is about 781 W, among which the switching loss will dominate; at 150 0 C the total loss is about 913W, because the conduction loss will increase and switching loss will decrease, the conduction loss ratio will be bigger. 
VI. CONCLUSIONS
A designed power module with paralleled SiC JFETs and SiC SBDs is introduced in this paper. The conduction performance and switching performance is evaluated and the gate driver design is also discussed. The following conclusions can be drawn from the research:
(1) The designed module can switch with 650V DC bus voltage and 60A load current at 150 0 C with proper gate drive design. The feasibility of paralleled dies could perform well in both conduction and switching, realizing switching within 200 ns in turning-on and 300 ns in turningoff with proper gate driver. (2) Under high-voltage and high current, a false turnon could be seen in the turn-off waveform. False turn-on is mainly caused by DM noise, not the CM noise. It can be reduced by slowing down turn-off. (3) The SiC module conduction loss is larger and the switching loss is smaller at higher temperature. The total loss increases slightly at higher temperature, but the loss increase is much less than for a comparable all-Si module.
